


FET


JFET



Circuito amplificador com JFET




(a) Schematic




(b) Voltage waveform relationship

Junction Field Effect Transistor




JFET




$$V_{GS} = 0$$




JFET



$$I_D = I_{DSS} \cdot \left(\frac{V_{GS}}{V_p} - 1 \right)^2$$




N-Channel JFET




P-Channel JFET

JFETs


Curvas características de entrada e saída de um JFET




JFET




(A)




(D)




(B)



(E)





(C)



(F)


MOSFET






Operation of N-Channel E-MOSFET


IDS versus VDS Curves






	in	out	I
off	LO	HI	no
on	HI	LO	yes

n-channel MOSFET




P channel MOS



P Channel MOS

MOS canal p à enrichissement




CMOS


Drain / Source Gebiete am Beispiel CMOS Inverter

PMOS enhancement ($V_{TH} < 0 \text{ V}$)

NMOS enhancement ($V_{TH} > 0 \text{ V}$)





CMOS




CMOS

CMOS NAND gate



CMOS Digital family

2-input NAND gate



A	B	Output
0	0	1
0	1	1
1	0	1
1	1	0

Equivalent gate circuit



FIM